Tower Semiconductor Ltd. — Regulatory Filings 2009

May 19, 2009

6-K 1 zk96796.htm Created by EDGAR Ease Plus (EDGAR Ease+) Project: \Backup\edgar filing\Tower Semiconductor Ltd\96796\a96796.eep Control Number: 96796 Rev Number: 1 Client Name: Tower Semiconductor Ltd Project Name: 6-K Firm Name: Zadok-Keinan Ltd 6-K MARKER FORMAT-SHEET="Scotch Rule Top-TNR" FSL="Workstation" MARKER FORMAT-SHEET="Head Major Center Bold-TNR" FSL="Workstation"

FORM 6-K

MARKER FORMAT-SHEET="Head Minor Center-TNR" FSL="Workstation"

SECURITIES AND EXCHANGE COMMISSION

MARKER FORMAT-SHEET="Head Minor Center-TNR" FSL="Workstation"

Washington, D.C. 20549

MARKER FORMAT-SHEET="Head Left-TNR" FSL="Workstation"

For the month of May 2009 No. 4

MARKER FORMAT-SHEET="Head Major Center Bold-TNR" FSL="Workstation"

TOWER SEMICONDUCTOR LTD. (Translation of registrant’s name into English)

MARKER FORMAT-SHEET="Head Major Center Bold 1-TNR" FSL="Workstation"

Ramat Gavriel Industrial Park P.O. Box 619, Migdal Haemek, Israel 23105 (Address of principal executive offices)

MARKER FORMAT-SHEET="Para Indent Lv 0-TNR" FSL="Default"

Indicate by check mark whether the registrant files or will file annual reports under cover Form 20-F or Form 40-F.

Form 20-F x Form 40-F o

MARKER FORMAT-SHEET="Para Indent Lv 0-TNR" FSL="Default"

Indicate by check mark whether the registrant by furnishing the information contained in this Form is also thereby furnishing the information to the Commission pursuant to Rule 12g3-2(b) under the Securities Exchange Act of 1934.

Yes o No x

MARKER FORMAT-SHEET="Para Large Indent Lv 0-TNR" FSL="Workstation"

On May 19, 2009, the registrant announce industry’s first scalable Rdson design tool for growing Power Management market.

MARKER FORMAT-SHEET="Para Indent Lv 0-TNR" FSL="Workstation"

This Form 6-K is being incorporated by reference into all effective registration statements filed by us under the Securities Act of 1933.

MARKER FORMAT-SHEET="Head Major Center Bold-TNR" FSL="Workstation"

SIGNATURES

MARKER FORMAT-SHEET="Para Indent Lv 0-TNR" FSL="Default"

Pursuant to the requirements of the Securities Exchange Act of 1934, the registrant has duly caused this report to be signed on its behalf by the undersigned, thereunto duly authorized.

MARKER FORMAT-SHEET="Signature (Single)" FSL="Workstation"

Date: May 19, 2009 TOWER SEMICONDUCTOR LTD. By: /s/ Nati Somekh Gilboa —————————————— Nati Somekh Gilboa Corporate Secretary

Tower and Jazz Semiconductor Announce Industry's First Scalable Rdson Design Tool for Growing Power Management Market

Enables 10-40% Smaller Die Sizes for Popular Driver Circuits and Faster Design Cycle Times

MARKER FORMAT-SHEET="Para Flush Lv 0-TNR" FSL="Workstation"

MIGDAL HAEMEK, Israel and NEWPORT BEACH, Calif., May 19, 2009 – Tower Semiconductor, Ltd. (NASDAQ: TSEM, TASE: TSEM), and its fully owned U.S. subsidiary Jazz Semiconductor, Inc., today announced an industry first scalable Rdson versus breakdown voltage design kit technology (TS18PM) to enable 10-40% smaller die sizes and faster design cycle times targeted at the growing power management market. The TS18PM sets a new standard for design flexibility by providing a wide range of process modules under one design kit environment. The capability to maximize design IP re-use over many market spaces with optimized die size/cost enables customers to reach markets at design cycle times considered unattainable only a few years ago. The Tower/Jazz BCD platform addresses 80% of the growing $11 Billion power management IC market and targets applications such as leading-edge LED drivers, motor controllers, battery management, and Class-D amplifiers.

MARKER FORMAT-SHEET="Para Flush Lv 0-TNR" FSL="Workstation"

The TS18PM process offers high voltage LDMOS FETs that take advantage of 0.18-micron rules to reduce on-resistance and size of power cells, enabling optimization and the smallest possible die area for every power transistor versus competitive solutions. It also includes a unique Y-FLASH zero mask adder multi-time-programming non-volatile memory (MTP NVM) solution from 64bits for trimming applications to 64 Kilobits for code storage applications. The TS18PM design kit includes 20v-60v scalable Rdson NLDMOS/PLDMOS devices as well as advanced 0.18-micron CMOS and bipolar NPN devices needed in today’s complex power management chips. It also includes industry leading RF and Thermal modeling, predictive parasitic extraction switch, high voltage ESD solutions, and extremely dense 5v and 1.8v digital cell libraries for “digital intensive” designs. In addition, it allows the ability to streamline the process to a very “cost effective” 20 layers (TS35PM) for Power stage dominated designs.

MARKER FORMAT-SHEET="Para Flush Lv 0-TNR" FSL="Workstation"

“The Tower/Jazz power platform fully satisfied our requirements for accuracy, high quality, and low cost in the design and development of our LED lighting and power driver solutions,” said Dong Cheol, Kim, CEO and President of Dongwoon Anatech. “Along with excellent customer service, we realized superb design, parameter, and modeling accuracy by utilizing their industry leading BCD process and design kit.”

MARKER FORMAT-SHEET="Para Flush Lv 0-TNR" FSL="Workstation"

“The combined design enablement talents of Tower and Jazz have created the most designer centric/friendly power design kit on the market,” said Dr. Avi Strum, Specialty Business Unit Vice President, Tower Semiconductor. “In addition, the design kit will serve as a springboard to our newest power platform offerings of >100v and Ultra Low Rdson devices.”

MARKER FORMAT-SHEET="Para Flush Lv 0-TNR" FSL="Workstation"

About Tower Semiconductor, Ltd. and Jazz Semiconductor, Inc. Tower Semiconductor Ltd. (NASDAQ: TSEM, TASE: TSEM) is a pure-play independent specialty wafer foundry and its fully owned U.S. subsidiary Jazz Semiconductor, Inc., is a leader in Analog-Intensive Mixed-Signal (AIMS) foundry solutions. Tower and Jazz manufacture integrated circuits with geometries ranging from 1.0 to 0.13-micron and provide complementary technical services and design support. In addition to digital CMOS process technology, Tower offers advanced mixed-signal and RF CMOS, Power Management, CMOS image-sensor, non-volatile memory technologies and Flash MTP and OTP solutions. Jazz’s comprehensive process portfolio of modular AIMS technologies includes RFCMOS, Analog CMOS, Silicon and SiGe BiCMOS, SiGe C-BiCMOS, Power CMOS and High Voltage CMOS. To provide world-class customer service, Tower maintains two manufacturing facilities in Israel; Jazz maintains a fab in the U.S. and additional manufacturing capacity in China through partnerships with ASMC and HHNEC. For more information, please visit www.towersemi.com and www.jazzsemi.com .

MARKER FORMAT-SHEET="Para Flush Lv 0-TNR" FSL="Default"

Safe Harbor Regarding Forward-Looking Statements This press release includes forward-looking statements, which are subject to risks and uncertainties. Actual results may vary from those projected or implied by such forward-looking statements. A complete discussion of risks and uncertainties that may affect the accuracy of forward-looking statements included in this press release or which may otherwise affect Tower’s and Jazz’s business is included under the heading “Risk Factors” in Tower’s most recent filings on Forms 20-F, F-3, F-4 and 6-K, as were filed with the Securities and Exchange Commission (the “SEC”) and the Israel Securities Authority and Jazz’s most recent filings on Forms 10-K and 10-Q, as were filed with the SEC. Tower and Jazz do not intend to update, and expressly disclaim any obligation to update, the information contained in this release.

Company Contact:	Media Contact:
Melinda Jarrell	Lauri Julian
949/435-8181	949/715-3049
melinda.jarrell@tower-usa.com	lauri.julian@jazzsemi.com